Goa University
Amazon cover image
Image from Amazon.com
Image from Google Jackets

Verilog digital system design : Zainalabedin Navabi. RT level synthesis, testbench, and verification /

By: Material type: TextTextPublication details: McGraw-Hill, New York : 2006Edition: 2nd edDescription: xvi, 384 p. : ill. ; 24 cm. +ISBN:
  • 0071445641
Subject(s): Online resources:
Tags from this library: No tags from this library for this title. Log in to add tags.

Includes bibliographical references and index.

There are no comments on this title.

to post a comment.

Designed & Maintained by: Goa University (GU Library)
Contact: System Analyst :ans @unigoa.ac.in


Powered by Koha